Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add standard and quad write functionality to flash model #426

Merged
merged 44 commits into from
Dec 5, 2023

Conversation

consanii
Copy link
Contributor

@consanii consanii commented Nov 7, 2023

Add standard and quad write capabilities to the current verilog flash model. This allows write functions to be executed also on simulation.

This pull request also includes a write example application that was used during test phase of the newly added flash functionalities.

@consanii consanii changed the title Add standard and quadIO functionality to flash model Add standard and quadIO write functionality to flash model Nov 7, 2023
@consanii consanii changed the title Add standard and quadIO write functionality to flash model Add standard and quad write functionality to flash model Nov 7, 2023
sw/applications/example_spi_flash_write/main.c Outdated Show resolved Hide resolved
sw/applications/example_spi_flash_write_quad/main.c Outdated Show resolved Hide resolved

// Wait for all the fifo to be drained
spi_wait_for_tx_empty(&spi_host);
#ifndef TARGET_SIM
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

let's wait for response also in simulation please

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

It will only work in questa, right?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Same problem, the function will never return.

@consanii
Copy link
Contributor Author

consanii commented Dec 4, 2023

I added the requested modifications.

@davideschiavone davideschiavone merged commit 1282116 into esl-epfl:main Dec 5, 2023
3 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

make an example to write to flash with QSPI fix yosys flash model to compile with Verilator
3 participants